Efficient and low latency turbo encoder design using Verilog-Hdl

  • Authors

    • M Siva Kumar
    • S Syed Shameem
    • M.N.V. Raghu Sai
    • Dheeraj Nikhil
    • P. Kartheek
    • K Hari Kishore
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9119
  • Recursive, Turbo, Convolution, parallel concatenation, ShannonHamming, Interleaver.

  • Abstract

    Low complexity turbo-like codes based totally on the simple trellis or simple graph shape consequences in encoding with low complexity. Out of this Convolution, encoder and turbo codes are widely used due to the splendid errors control performance. The most famous communications encoding set of rules, the iterative deciphering calls for an exponential expansion in hardware complexity to acquire expanded encode accuracy. This paper makes a usage of Log-Map based Iterative decoding technique and specialty in the conclusion of the turbo encoder. The rapid codes are designed with the help of Recursive Systematic Convolution and are separated thru interleave, which (thing used to rearrange the bit collection) plays an essential position within the encoding technique. This paper offers the design of the parallel connection of Recursive Systematic Convolution (RSC) encoders and interleave to restrict postpone, results to form a turbo Encoder. The turbo Encoder is designed by way of Verilog-HDL and Synthesized through Xilinx ISE

  • References

    1. [1] Jakob Dahl Andersen, “Turbo Codes Extended with Outer BCH Codeâ€, Electronics Letters, vol. 32 No. 22, Oct. 1996.

      [2] J. Dahl Andersen and V. V. Zyablov, “Interleaver Design for Turbo Codingâ€, Proc. Int. Symposium on Turbo Codes, Brest, Sept. 1997.

      [3] Jakob Dahl Andersen, “Selection of Component Codes for Turbo Coding based on Convergence Propertiesâ€, Annales des Telecommunication, Special issue on iterated decoding, June 1999.

      [4] L. R. Bahl, J. Cocke, F. Jelinek and R. Raviv, “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate,†IEEE Trans. Inform. Theory, vol IT- 20, pp 284-287, March 1974.

      [5] S. Benedetto and G. Montorsi, “Performance Evaluation of Turbo-codesâ€, Electronics Letters, vol. 31, No. 3, Feb. 1995.

      [6] S. Benedetto and G. Montorsi, “Serial Concatenation of Block And Convolutional Codesâ€, Electronics Letters, Vol. 32, No. 10, May 1996.

      [7] C. Berrou, A. Glavieux and P. Thitimajshima, “Near Shannon Limit Error-correcting Coding and Decoding: Turbo-codes(1)â€, Proc. ICC _93, pp. 1064-1070, May 1993.

      [8] C. Berrou and A. Glavieux, “Near Optimum Error Correcting Coding and Decoding: Turbo Codesâ€, IEEE trans. on Communications, Vol. 44, No. 10, Oct. 1996.

      [9] R. J. McEliece, E. R. Rodemich and J.-F. Cheng, “The Turbo Decision Algorithmâ€, Presented at the 33rd Allerton Conference on Communication, Control and Computing, Oct. 1995. 21

      [10] L. C. Perez, J. Seghers and D. J. Costello, Jr, â€A Distance Spectrum Interpretation of Turbo Codesâ€, IEEE Trans. on Inform. Theory, Vol. 42, No. 6, Nov. 1996.

      [11] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networksâ€, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [12] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [13] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [14] Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [15] Mahesh Mudavath, K Hari Kishore "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs†Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [16] P Bala Gopal, K Hari Kishore, B.Praveen Kittu “An FPGA Implementation of On Chip UART Testing with BIST Techniquesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015.

      [17] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [18] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [19] Rajesh, M., and J. M. Gnanasekar. "Congestion control in heterogeneous wireless ad hoc network using FRCC." Australian Journal of Basic and Applied Sciences 9.7 (2015): 698-702.

      [20] S.V.Manikanthan and V.Rama“Optimal Performance Of Key Predistribution Protocol In Wireless Sensor Networks†International Innovative Research Journal of Engineering and Technology ,ISSN NO: 2456-1983,Vol-2,Issue –Special –March 2017.

      [21] T. Padmapriya and V. Saminadan, “Inter-cell Load Balancing Technique for Multi- class Traffic in MIMO - LTE - A Networksâ€, International Conference on Advanced Computer Science and Information Technology , Singapore, vol.3, no.8, July 2015.

  • Downloads

  • How to Cite

    Siva Kumar, M., Syed Shameem, S., Raghu Sai, M., Nikhil, D., Kartheek, P., & Hari Kishore, K. (2017). Efficient and low latency turbo encoder design using Verilog-Hdl. International Journal of Engineering & Technology, 7(1.5), 37-41. https://doi.org/10.14419/ijet.v7i1.5.9119

    Received date: 2018-01-11

    Accepted date: 2018-01-11

    Published date: 2017-12-31