Analysis of power reduction and implementation on FPGA for AES-128bits using BEDT schemes

  • Authors

    • C. Sapna Kumari
    • K. V. Prasad
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9134
  • AES, BEDT, Coupling switching activity, data encoding, low power, power analysis and FPGA.

  • Abstract

    Due to rapid improvement for innovations in cryptography, the scattered of power link in connections of cryptography contexts instigates to resist through the power disseminated via substitute mechanisms of the communication subsystem, the switches and the sub modules of cutting edge encryption standard (AES). The dynamic power dissemination in joins is real supporter of the power utilization in organize on the chip. Due to self-exchanging and cross coupling capacitance the power consumption is shirking in communications system for security aspects. In the present research work the encoding strategy the key self-exchanging is diminish by examination the exchanging change and afterward the link between the connections is patterned and guaranteed that the power utilization is lessened. To upgrade control utilization in encryption and decoding process, Bit Encryption and Decryption Transition (BEDT) information schemes went for lessening the power disseminated by the AES chiefly include round key module in AES to perform XOR operation between 128 bits plain content and secrete key. The suggested research work in this paper is main basic concept of AES due to its number of round operations and also it will allow 39% of energy sprinkling and 9% of energy utilization without having more number execution debasement and with below 11% range overhead in the other cryptography frameworks. The proposed BEDT schemes depends on both odd modified and even rearranged, and after that sending the information to receiver that will performed utilizing the kind off reversal which lessens increasingly the exchanging movement. In these proposed three schemes, utilizes an easier decoder while accomplishing a higher movement diminishment. In the prior schemes, the quantity of changes from 0 to 1 for two back to back flutters is tallied. The bit transitions reduce the number of transitions before transmitting the data to decryption.

  • References

    1. [1] P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnections,†in DATE, Mar. 2000, pp. 250–256.

      [2] W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,†in Proc. Des. Autom. Conf., 2001, pp. 684–689.

      [3] L. Benini and G. D. Micheli, “Networks on chips: A new soc paradigm,†IEEE Comput., vol. 35, no. 1, pp. 70–78, Jan. 2002.

      [4] Salminen ET AL., “Survey Of Network-On-Chip Proposalsâ€, White Paper, ©OCP-IP, and March 2008.

      [5] F. G. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, “HERMES: An infrastructure for low area overhead packet switching networks on chip,†Integration. VLSI J., vol. 38, no. 1, pp. 69–93, 2004.

      [6] Marta Ortín-Obón , Darío Suárez-Gracia,â€Analysis of network-on-chip topologies for cost-efficient chip multiprocessorsâ€,microprocessors and Microsystems,5 feb 2016,pp:1-13.

      [7] D. Wiklund and D. Liu, SoCBUS: switched network on chip for hard real time embedded systems. IEEE Computer Society, 2003, p. 8.

      [8] K. Goossens, J. Dielissen, and A. Radulescu, “Æthereal network on chip: Concepts, architectures, and implementations,†IEEE Des. Test Comput., vol. 22, no. 5, pp. 414–421, May 2005.

      [9] C. Bobda and A. Ahmadinia, “Dynamic interconnection of reconfigurable modules on reconfigurable devices,†IEEE Des. Test Comput., vol. 22, no. 5, pp. 443–451, May 2005.

      [10] L. Benini and D. Bertozzi, “Xpipes: A network-on-chip architecture for gigascale systems-on-chip,†IEEE Circuits Syst. Mag., vol. 4, no. 2, pp. 18–31, Sep. 2005.

      [11] K. Lusala and J.-D. Legat, “A sdm-tdm based circuit-switched router for on-chip networks,†in Proc. Reconfigurable Commun.- centric Systems-on-Chip 6th Int. Workshop, Jun. 2011, pp. 1–8.

      [12] Jara-Berrocal and A. Gordon-Ross, “SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems,†in Proc. Des., Autom. Test Eur.Conf., 2009, pp. 268–273.

      [13] J. Lin and X. Lin, “Express circuit switching: Improving the performance of bufferless networks-on-chip,†in Proc. IEEE First Int. Conf. Network Comput., Nov. 2010, pp. 162–166.

      [14] Weiwei Jiang , Kshitij Bhardwaj ,â€A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC’sâ€, ACM 978-1-4503-3520-1/15/06,2015.

      [15] Ritesh Rampal, Rajeevan Chandel, Philemon Daniel,â€A Network-on-Chip Router for Deadlock-Free Multicast Mesh Routing,†978-1-4799-9985-9/15. ©2015 IEEE.

      [16] Fatemeh Nasiri , Hamid Sarbazi-azad, Ahmad Khademzadeh,†Reconfigurable multicast routing for Networks on Chipâ€, Microprocessors and Microsystems 42 (2016) 180–189.

      [17] Akram Ben Ahmed, Abderazek Ben Abdallah,†Adaptive Fault-Tolerant Architecture and Routing Algorithm for Reliable Many-Core 3D-NoC systemsâ€, J. Parallel Distrib. Comput. (2016).

      [18] Pooria M.Yaghini, Ashkan Eghbal, Nader Bagherzadeh,†On the Design of Hybrid Routing Mechanism for Mesh-based Network-on-Chipâ€, INTEGRATION, the VLSI journal, S0167-9260(14)00092-3.

      [19] Marcus Eggenberger, Manuel Strobel, Martin Radetzki,â€Globally Asynchronous Locally Synchronous Simulation of NoCs on Many-Core Architecturesâ€, 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

      [20] R. Akbar , F. Safaei ,“A novel power efficient adaptive RED-based flow control mechanism for networks-on-chipâ€, 0045-7906/© 2015 Elsevier.

      [21] N. Teimouri, M. Modarressi, and H. Sarbazi-Azad, “Power and performance efficient partial circuits in packet-switched networks-on-chip,†in Proc. IEEE 21st Euromicro Int. Conf. Parallel, Distrib. Netw. Process, Feb. 2013, pp. 509–513.

      [22] Rohit Kumar and Ann Gordon-Ross, “MACS: A Highly Customizable Low-Latency Communication Architectureâ€, IEEE Transactions on Parallel and Distributed Systems, VOL. 27, NO. 1, January 2016, PP-237-249.

      [23] J. Kim et al., “A low latency router supporting adaptively for on-chip interconnects,†in DAC, Jun. 2005, pp. 559–564.

      [24] Rimpy Bishnoi , Vijay Laxmi , Manoj Singh Gaur , Mark Zwolinski,†Resilient routing implementation in 2D mesh NoCâ€, Microelectronics Reliability 56 (2016) 189–201.

      [25] Edson i. Moreno,cesar.a.m.marcon,â€arbitration and routing impact on NoC designâ€,978-1-4577-0660-8/11 ©2011 IEEE.

      [26] H.-C. Chi and J.-H. Chen, “Design and implementation of a routing switch for on-chip interconnection networks,†in AP-ASIC, Aug. 2004, pp. 392–395.

      [27] A. I. A. Jabbar, Noor .Th. AL Malah,†Design and Implementation of a Network on Chip Using FPGAâ€, Al-Rafidain Engineering Vol.21 No. 1 February 2013, pp: 91-100.

      [28] Lu Wang, Sheng Ma,†A High Performance Reliable NoC Router," 978-1-4673-9569-4/16-©2016 IEEE.

      [29] Partha Pratim Pande , Andre´ Ivanov “Performance evaluation and design trade-offs for network-on-chip interconnect architectures,†IEEE Trans. Computers, vol. 54, no. 8, pp. 1025–1040, Aug. 2005.

      [30] J. Henkel, W. Wolf, and S. Chakradhar, “On-chip networks: a scalable, communication-centric embedded system design paradigm,†in VLSI, Jan. 2004, pp. 845–851.

      [31] Ludovic Devaux, Sebastien Pillement, Daniel Chillet, Didier Demigny. “R2NoC: dynamically Reconfigurable Routers for flexible Networks on Chipâ€. 2010 International Conference on Reconfigurable Computing.

      [32] T. Padmapriya and V. Saminadan, “Inter-cell Load Balancing Technique for Multi- class Traffic in MIMO - LTE - A Networksâ€, International Conference on Advanced Computer Science and Information Technology , Singapore, vol.3, no.8, July 2015.

      [33] S.V.Manikanthan and T.Padmapriya “Recent Trends In M2m Communications In 4g Networks And Evolution Towards 5gâ€, International Journal of Pure and Applied Mathematics, ISSN NO:1314-3395, Vol-115, Issue -8, Sep 2017.

      [34] Rajesh, M., and J. M. Gnanasekar. "An optimized congestion control and error management system for OCCEM." International Journal of Advanced Research in IT and Engineering 4.4 (2015): 1-10.

  • Downloads

  • How to Cite

    Sapna Kumari, C., & Prasad, K. V. (2017). Analysis of power reduction and implementation on FPGA for AES-128bits using BEDT schemes. International Journal of Engineering & Technology, 7(1.5), 126-134. https://doi.org/10.14419/ijet.v7i1.5.9134

    Received date: 2018-01-11

    Accepted date: 2018-01-11

    Published date: 2017-12-31