MATLAB/simulink study of multi-level inverter topologies using minimized quantity of switches

  • Authors

    • B.Vijaya Krishna
    • B. Venkata Prashanth
    • P. Sujatha
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9148
  • Multilevel Inverter, Conventional Cascaded MLI, PWM, Level Shifting PWM.

  • Abstract

    Multilevel Inverters (MLI) have very good features when compared to Inverters. But using more switches in the conventional configuration will reduce its application in a wider range. For that reason a modified 7-level MLI Topology is presented. This new topology consists of less number of switches that can be reduced to the maximum extent and a separate gate trigger circuit. This will reduce the switching losses, reduce the size of the multilevel inverter, and cost of installation. This new topology can be used in Electrical drives and renewable energy applications. Performance of the new MLI is tested via. Total harmonic distortion. This construction structure of this multilevel inverter topology can also be increased for 9-level, 11-level and so on and simulated by the use of MATLAB/SIMULINK. A separate Carrier Based PWM Technique is used for the pulse generation in this configuration.

  • References

    1. [1] J. Rodr´ıguez, J.-S. Lai, and F. Z. Peng, “Multilevel inverters: a survey of topologies, controls, and applications,†IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 724–738, 2002.

      [2] Mohan and S. B. Kurub, “Performance analysis of SPWM control strategies using 13 level cascaded MLI,†in IEEE International Conference on Advances in Engineering Science & Management (ICAESM ’12).

      [3] O. L. Jimenez, R. A. Vargas, J. Aguayo, J. E. Arau, G. Vela, and A. Claudio, “THD in cascade multilevel inverter symmetric and asymmetric,†in Proceedings of the IEEE Electronics, Robotics and Automotive Mechanics Conference (CERMA ’11), pp. 289–295, November 2011.

      [4] P. Palanivel and S. S. Dash, “Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques,†IET Power Electronics, vol. 4, no. 8, pp. 951–958, 2011.

      [5] J. J. Nedumgatt, D. Vijayakumar, A. Kirubakaran, and S. Umashankar, “A multilevel inverter with reduced number of switches,†in Proceedings of the IEEE Students’ Conference on Electrical, Electronics and Computer Science (SCEECS ’12), pp. 1–4, March 2012.

      [6] T. V. V. S. Lakshmi, N. George, S. Umashankar, and D. P. Kothari, “Cascaded seven level inverter with reduced numberof switches using level shifting PWM technique,†in International Conference on Power, Energy and Control (ICPEC ’13), pp. 676– 680, February 2013.

      [7] R. A. Ahmed, S. Mekhilef, and H. W. Ping, “New multilevel inverter topology with minimum number of switches,†in Proceedings of the 14th International Middle East Power Systems Conference (MEPCON ’10), pp. 1862–1867, Cairo University, Cairo, Egypt, December 2010.

      [8] M. H. Rashid, Power Electronics: Circuits, Devices and Applications, Prentice Hall, New York, NY, USA, 3rd edition, 2004

      [9] Jacob James Nedumgatt, Vijayakumar D, A Kirubakaran, Umashankar S. A Multilevel Inverter with Reduced Number of Switches. IEEE Students’ Conference on Electrical, Electronics and Computer Science. 2012.

      [10] Ebrahim Babaei. A Cascade Multilevel Converter Topology With Reduced Number of Switches. IEEE Trans. On Power electronics. 2008; 23(6): 2657- 2664.

      [11] Rodriguez, J.; Jih-Sheng Lai ; Fang Zheng Peng.―Multilevel inverters: a survey of topologies, controls, and applications‖, IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp 724-738

      [12] Bahravar, S.; Babaei, E.; Hosseini, S.H.: New cascaded multilevel inverter topology with reduced variety of magnitudes of dc voltage sources. In: Proceedings of IICPE, Delhi, India (2012)

      [13] G.Bhuvaneshwari and Nagaraju “ multilevel inverters – a comparative study†vol .51 no.2 march – april 2005.

      [14] J. Ebrahimi, E. Babaei, and G. B Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high voltage applications "IEEE Trans. Power Electron., vol.26 , no. 11,pp. 3109–3118, Nov,2011.

      [15] José Rodríguez, “Multilevel Inverters: A Survey of Topologies, Controls, and Applicationsâ€, IEEE Transactions On Industrial Electronics, Vol. 49, No. 4, August 2002

      [16] T V V S Lakshmi, Noby George, Umashankar S and Kothari D P “ Cascaded seven level inverter with reduced number of switches “2013 International Conference on Power, Energy and Control (ICPEC).

      [17] S. Umashankar, T. S. Sreedevi, V. G. Nithya, and D. Vijayakumar †A New 7-Level Symmetric Multilevel Inverter with Minimum Number of Switches†ISRN Electronics Volume 2013, Article ID 476876.

      [18] K. Ramash Kumar, D. Kalyankumar, V. Kirubakaran,â€An Hybrid Multi Level Inverter Based DSTATCOM Control,†Majlesi Journal of Electrical Engineering, Vol.5, No. 2, pp. 17-22.

      [19] K. Ramash Kumar, S. Jeevananthan, “Analysis, Design and Implementation Of Hysteresis modulation sliding mode controller for negative output elementary boost converterâ€, Journal of Electric Power Components and Systems, 40:3, 292-311, 2012

      [20] Rajesh, M., and J. M. Gnanasekar. "Path observation-based physical routing protocol for wireless ad hoc networks." International Journal of Wireless and Mobile Computing 11.3 (2016): 244-257.

      [21] S.V. Manikanthan and K.srividhya "An Android based secure access control using ARM and cloud computing", Published in: Electronics and Communication Systems (ICECS), 2015 2nd International Conference on 26-27 Feb. 2015,Publisher:IEEE,DOI:10.1109/ECS.2015.7124833.

      [22] T. Padmapriya and V. Saminadan, “Improving Throughput for Downlink Multi user MIMO-LTE Advanced Networks using SINR approximation and Hierarchical CSI feedbackâ€, International Journal of Mobile Design Network and Innovation- Inderscience Publisher, ISSN : 1744-2850 vol. 6, no.1, pp. 14-23, May 2015.

  • Downloads

  • How to Cite

    Krishna, B., Venkata Prashanth, B., & Sujatha, P. (2017). MATLAB/simulink study of multi-level inverter topologies using minimized quantity of switches. International Journal of Engineering & Technology, 7(1.5), 209-216. https://doi.org/10.14419/ijet.v7i1.5.9148

    Received date: 2018-01-11

    Accepted date: 2018-01-11

    Published date: 2017-12-31