FPGA implementation of tunable arbitrary sequencer for key generation mechanism

  • Authors

    • M. Siva Kumar
    • B. Murali Krishna
    • N. Sai Tejeswi
    • Sanath Kumar Tulasi
    • N. Srinivasulu
    • K. Hari Kishore
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9154
  • LFSR, Cryptography, Verilog, Xilinx, FPGA.

  • Abstract

    In the present scenario information security has become a predominant issue. Cryptography is the process used for the purpose of information security. In cryptography message is encrypted with key produces cipher and decrypts the original message from cipher uses variety mechanisms and permutations. This paper presents a key generation mechanism suitable in cryptography applications which plays a vital role in data security. Random key generation techniques are multiplexed and configured in FPGA. In run time based on priority of section inputs randomly one method selectively produces a key which inputs to cryptosystem. Jitter process generates random numbers based on clock frequency triggered to oscillators, which produces pseudo random keys, but it consumes more resources when compared with other methods, but randomness in generated key is exponential. Pre stored random numbers in Block Memory are generated using IP core generator. The main advantage of the proposed model is to produce random keys which will be secure, predictable and attains high security. Due to its configurable nature, FPGA’s are suitable for wide variety of applications which can configure in runtime to implement custom designs and needs. Random number generation techniques are designed using Verilog HDL, simulated on Xilinx ISE simulator and implemented on Spartan FPGA.

  • References

    1. [1] Anju P. Johnson Member, IEEE, RajatSubhra Chakraborty Senior Member, IEEE and DebdeepMukhopadyayMember, IEEE “An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA†1549-7747, 2016 IEEE, DOI 10.1109/ TCSII. 2016.2566262, IEEE Transactions on Circuits and Systems II: Express Briefs.

      [2] Andrei Marghescu1), Paul Svasta2), Emil Simion3)“ Politehnica †University of Bucharest, Romania1) 2) CETTI, Romania “ Optimizing Ring Oscillator-based True Random Number Generators Concept on FPGA†978-1-5090-1389-0/16 2016 IEEE.

      [3] Qianying Tang, Bongjin Kim, Yingjie Lao, Keshab K. Parhi, and Chris H. Kim University of Minnesota, Minneapolis, MN 55455 USA,†True Random Number Generator Circuits Based on Single- and Multi-Phase Beat Frequency Detectionâ€, 978-1-4799-3286-3/14/ 2014 IEEE.

      [4] Neha Agrawal, Neelesh Gupta, Neetu Sharma,†Linear Feed Back Shift Register Base Multiple Long Period Random Binary Sequences Generator†International Journal of Computer Applications (0975-8887) Volume 138 – No.3, March 2016.

      [5] Amit Kumar Panda, Praveena Raj put, Bhawna Shukla Dept. of ECE, IT Guru GhasidasVishwavidyalaya †FPGA Implementation of 8, 16 and 32 Bit LFSR with Maximum Length Feedback Polynomial using VHDL†978-0-7695-4692-6/12 2012 IEEE.

      [6] Shivshankar Mishra1 , Ram Racksha Tripathi2 and Devendra Kr. Tripathi†Implementation of Configurable Linear Feedback Shift Register in VHDL†978-1-5090-2118-5/16 2016 IEEE.

      [7] M.S Shyam, M.Tech (VLSI&ES), Nagadastagiri Reddy Suddamalla†Low Power Linear Feedback Shift Register For Random Pattern Generation in BIST†international Journal of Advanced Scientific Technologies in Engineering and Management Sciences (IJASTEMS-ISSN:2454-366X)

      [8] Review On Power Optimized TPG Using LP-LFSR For Low Power BIST†978-1-4673-9214-3/16/ 2016 IEEE

      [9] GU Xiao-chen, ZHANG Min-xuan,†Uniform Random Number Generator using Leap-Ahead LFSR Architectureâ€, 978-0-7695-3906-5/09 2009 IEEE.

      [10] SitiHazwani, Sheroz Khan, Mohammad Umar Siddiqi, Khalid A.S. Al-Khateeb, Mohamed HadiHabaebi, ZeeshanShahid,†Randomness Analysis of Pseudo Random Noise Generator Using 24-bits LFSR†2166-0662/14 ,2014 IEEE.

      [11] Chengani Vinod Chandra1 S.Ramasamy2,†TEST PATTERN GENERATION FOR BENCHMARK CIRCUITS using LFSRâ€, IEEE - 31661 4th ICCCNT 2013.

      [12] E. Aleksejev, A.Jutman, R.Ubar,†LFSR Polynomial and Seed Selection Using Genetic Algorithmâ€, 1-4244-0415-0/06 IEEE..

      [13] C. P. Souza1, F. M. Assis2, R. C. S. Freire3,†Mixed Test Pattern Generation Using a Single Parallel LFSRâ€, 0-7803-9360-0/06 2006 IEEE.

      [14] HENK HOLLMANN,†Design of Test Sequences for VLSI Self-Testing Using LFSRâ€, OOlS-9448/9O/O300-0386$O1 .OO 0 1990 IEEE. Balwinder Singh, Arun Khosla, SukhleenBindra†Power Optimization of Linear Feedback Shift Register (LFSR) for Low Power BIST†2009 IEEE International Advance Computing Conference (IACC 2009) Patiala, India.

      [15] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networksâ€, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [16] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [17] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [18] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [19] Mahesh Mudavath, K Hari Kishore "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs†Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [20] P Bala Gopal, K Hari Kishore, B.Praveen Kittu “An FPGA Implementation of On Chip UART Testing with BIST Techniquesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015

      [21] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [22] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [23] T. Padmapriya and V. Saminadan, “Priority based fair resource allocation and Admission Control Technique for Multi-user Multi-class downlink Traffic in LTE-Advanced Networksâ€, International Journal of Advanced Research, vol.5, no.1, pp.1633-1641, January 2017.

      [24] S.V.Manikanthan and K.Baskaran “Low Cost VLSI Design Implementation of Sorting Network for ACSFD in Wireless Sensor Networkâ€, CiiT International Journal of Programmable Device Circuits and Systems, Print: ISSN 0974–973X & Online: ISSN 0974–9624, Issue: November 2011, PDCS112011008.

      [25] Rajesh, M., and J. M. Gnanasekar. "Congestion control in heterogeneous wireless ad hoc network using FRCC." Australian Journal of Basic and Applied Sciences 9.7 (2015): 698-702.

      [26] S.V.Manikanthan and V.Rama“Optimal Performance Of Key Predistribution Protocol In Wireless Sensor Networks†International Innovative Research Journal of Engineering and Technology ,ISSN NO: 2456-1983,Vol-2,Issue –Special –March 2017.

  • Downloads

  • How to Cite

    Siva Kumar, M., Murali Krishna, B., Sai Tejeswi, N., Kumar Tulasi, S., Srinivasulu, N., & Hari Kishore, K. (2017). FPGA implementation of tunable arbitrary sequencer for key generation mechanism. International Journal of Engineering & Technology, 7(1.5), 237-244. https://doi.org/10.14419/ijet.v7i1.5.9154

    Received date: 2018-01-11

    Accepted date: 2018-01-11

    Published date: 2017-12-31