L2 cache performance analysis for MPSoC by tag – comparision

  • Authors

    • Jenitha A
    • Elumalai R
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9164
  • Bloom filter (BF), Cache, power consumption, tag comparison, Multiprocessor system on chip (MPSoC)

  • Abstract

    Memory systems in many applications are becoming increasingly large, contributing to many challenges in the memory management that has led to many method to manage memory. The tag comparison consumes large amount of cache energy. Current methods provide tag comparison cache or failure of the expected cache. Here is proposed an idea based on new call Comparing Tag stages, filter bloom is presented to improve the efficiency of the cache to predict failure and partial tag comparison for the cold line of verification and full comparison check for direct labels. Moreover, the administration of the cache that is filled with cache lines occurs when there is a cache miss. Today's embedded applications use MPSoC. The  MPSoC consists of the following ie more than one  processors, shared memory among the processors available and a global  off-chip memory. Planning of the activities of an integrated application processor and memory partition between processors are two main critical problem. Here, for an integrated application, both task scheduling and partitioning the integrated available L2 cache to reduce the runtime approach is used.

  • References

    1. [1] Qualcomm, Inc. (2004). Snapdragon Dual Core CPU Processor [Online]. Available: http://www.Qualcomm.Com/Snapdragon

      [2] AnandTech. (2011, Mar. 19). The Apple iPad2 Review [Online]. Available: http://www.anandtech.com/show/4225/the-ipad-2- review/4

      [3] ARM Ltd. (2007). PL310 Cache ControllerTechnical Reference Manual [Online]. Available: http://infocenter.arm.com [4] ARM Ltd. (2011). CoreLink CCI-400 Cache Coherent Interconnect (CCI) [Online]. Available: http://www.arm.com

      [4] K. Aisopos, C. Chou, and L. Peh, “Extending open core protocol to support system-level Cache coherence,†in Proc. CODES+ISSS, 2008, pp. 167–172.

      [5] K. Inoue, T. Ishihara, and K. Murakami, “Way-predicting set-associative Cache for high performance and low energy consumption,†in Proc. ISLPED, 1999, pp. 273–275.

      [6] M. D. Powell, A. Agarwal, T. N. Vijaykumar, M. Falsafi, and K. Roy, “Reducing set-associative Cache energy via way- prediction and selective direct-mapping,†in Proc. Int. Symp. Microarchitecture, 2001, pp. 54–65.

      [7] Z. Zhu and X. Zhang, “Access-mode predictions for low-power cache design,†IEEE Micro, vol. 22, no. 2, pp. 58–71, Mar.–Apr. 2002.

      [8] C. Zhang, F. Vahid, J. Yang, and W. Najjar, “A way-halting cache for low-energy high-performance systems,†in Proc. ISLPED, 2004, pp. 126–131.

      [9] J.-K. Peir, S.-C. Lai, S.-L. Lu, J. Stark, and K. Lai, “Bloom filtering cache misses for accurate data speculation and prefetching,†in Proc. Supercomputing, 2002, pp. 189–198.

      [10] M. Ghosh, [4] Z. Zhu and X. Zhang, “Access-mode predictions for low-power cache design,†IEEE Micro, vol. 22, no. 2, pp. 58–71, Mar.–Apr. 2002.

      [11] G. Keramidas, P. Xekalakis, and S. Kaxiras, “Applying Decay to reduce dynamic power in set-associative caches,†in Proc. Int. Conf. High- Performance Embedded Architectures Compilers, 2007, pp. 38–53.

      [12] L. Benini, D. Bertozzi, A. Guerri, and M. Milano, “Allocation and scheduling for MPSOC via decomposition and no-good generation,†in Proc. IJCAI, 2005, pp. 107–121.

      [13] P. Panda, N. Dutt, and A. Nicolau, MemoryIssues in Embedded Systemson- Chip: Optimization and Exploration. Dordrecht, The Netherlands: Kluwer, 1999.

      [14] P. Panda, N. D. Dutt, and A. Nicolau, “On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems,†ACM Trans. Des. Automat. Electron. Syst., vol. 5, no. 3, pp. 682–704, Jul. 2000.

      [15] Rajesh, M., and J. M. Gnanasekar. & quot; Constructing Well-Organized Wireless Sensor Networks with Low-Level Identification." World Engineering & Applied Sciences Journal 7.1 (2016).

      [16] S.V.Manikanthan and T.Padmapriya “Recent Trends In M2m Communications In 4g Networks And Evolution Towards 5gâ€, International Journal of Pure and Applied Mathematics, ISSN NO:1314-3395, Vol-115, Issue -8, Sep 2017.

      [17] S.V.Manikanthan and K.srividhya "An Android based secure access control using ARM and cloud computing", Published in: Electronics and Communication Systems (ICECS), 2015 2nd International Conference on 26-27 Feb. 2015,Publisher: IEEE,DOI: 10.1109/ECS.2015.7124833.

      [18] T. Padmapriya and V. Saminadan, “Improving Throughput for Downlink Multi user MIMO-LTE Advanced Networks using SINR approximation and Hierarchical CSI feedbackâ€, International Journal of Mobile Design Network and Innovation- Inderscience Publisher, ISSN : 1744-2850 vol. 6, no.1, pp. 14-23, May 2015.

  • Downloads

  • How to Cite

    A, J., & R, E. (2017). L2 cache performance analysis for MPSoC by tag – comparision. International Journal of Engineering & Technology, 7(1.5), 285-290. https://doi.org/10.14419/ijet.v7i1.5.9164

    Received date: 2018-01-11

    Accepted date: 2018-01-11

    Published date: 2017-12-31