Kamar, S. et al. 2017. FPGA implementation of RS codec with interleaver in DVB-T using VHDL. International Journal of Engineering & Technology. 6, 4 (Nov. 2017), 171–180. DOI:https://doi.org/10.14419/ijet.v6i4.8205.