Saravanakumar, U. et al. 2018. Low-power, low-latency transceiver design using d-TGMS flip-flop for on-chip interconnects. International Journal of Engineering & Technology. 7, 1 (Jan. 2018), 106–109. DOI:https://doi.org/10.14419/ijet.v7i1.8730.