Rao Tirumalasetty, V. et al. 2017. A novel design of high performance1-bit adder circuit at deep sub-micron technology. International Journal of Engineering & Technology. 7, 1.1 (Dec. 2017), 660–663. DOI:https://doi.org/10.14419/ijet.v7i1.1.10822.