Kumar, M.S. et al. 2017. Bit wise and delay of vedic multiplier. International Journal of Engineering & Technology. 7, 1.5 (Dec. 2017), 26–30. DOI:https://doi.org/10.14419/ijet.v7i1.5.9117.