Sapna Kumari, C. and Prasad, K.V. 2017. Analysis of power reduction and implementation on FPGA for AES-128bits using BEDT schemes. International Journal of Engineering & Technology. 7, 1.5 (Dec. 2017), 126–134. DOI:https://doi.org/10.14419/ijet.v7i1.5.9134.