Noorbasha, F. et al. 2018. A VLSI implementation of train collision avoidance system using Verilog HDL. International Journal of Engineering & Technology. 7, 2.8 (Mar. 2018), 386–391. DOI:https://doi.org/10.14419/ijet.v7i2.8.10468.