A. Jyotsna, K. et al. 2018. Implementation of 16 Bit SAR ADC in CMOS and sub threshold cml techniques. International Journal of Engineering & Technology. 7, 2.12 (Apr. 2018), 257–260. DOI:https://doi.org/10.14419/ijet.v7i2.12.11298.