Imocha Singh, N. and V. Joshi, P. 2018. A Brief Review for Semiconductor Memory Testing Based on BIST Techniques. International Journal of Engineering & Technology. 7, 3.1 (Aug. 2018), 98–100. DOI:https://doi.org/10.14419/ijet.v7i3.1.16807.