Ragavendran, U. et al. 2018. Low Power and Low Area Junction-less Tunnel FET Design. International Journal of Engineering & Technology. 7, 3.1 (Aug. 2018), 155–157. DOI:https://doi.org/10.14419/ijet.v7i3.1.17076.