Gupta, R. et al. 2018. Efficient design of chaos based 4 bit true random number generator on FPGA. International Journal of Engineering & Technology. 7, 3 (Aug. 2018), 1783–1785. DOI:https://doi.org/10.14419/ijet.v7i3.16586.