TOLENTINO, L.K. et al. 2018. FPGA-based redundancy bits reduction algorithm using the enhanced error detection correction code. International Journal of Engineering & Technology. 7, 3 (Jun. 2018), 1008–1013. DOI:https://doi.org/10.14419/ijet.v7i3.12681.