[1]
Owusu-Ansah Antwi, A. and Ryoo, K. 2018. Hardware Design of AES Core with High Throughput and Low Area. International Journal of Engineering & Technology. 7, 3.24 (Aug. 2018), 258–263. DOI:https://doi.org/10.14419/ijet.v7i3.24.22659.