Maria Dominic Savio, M. et al. 2018. Low Power Clock Gated Delay Buffers. International Journal of Engineering & Technology. 7, 3.34 (Sep. 2018), 882–884. DOI:https://doi.org/10.14419/ijet.v7i3.34.19581.