[1]
Jagadeeswara Rao, E. et al. 2018. Design of high speed Wallace tree multiplier using 8-2 and 4-2 adder compressors. International Journal of Engineering & Technology. 7, 4 (Sep. 2018), 2386–2390. DOI:https://doi.org/10.14419/ijet.v7i4.12261.