Kumar Patel, B. and Kanung, J. 2018. Diminished-1 multiplier using modulo adder. International Journal of Engineering & Technology. 7, 4.20 (Nov. 2018), 31–35. DOI:https://doi.org/10.14419/ijet.v7i4.20.22117.