Dutta, U. et al. 2018. Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications. International Journal of Engineering & Technology. 7, 4 (Sep. 2018), 2263–2270. DOI:https://doi.org/10.14419/ijet.v7i4.12352.