Chand Naguboina, G. et al. 2018. Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx. International Journal of Engineering & Technology. 7, 3.29 (Nov. 2018), 769–774. DOI:https://doi.org/10.14419/ijet.v7i4.29.21656.