Kamar, S.; Fouda, A.; Zekry, A.; Elmahdy, A. FPGA Implementation of RS Codec With Interleaver in DVB-T Using VHDL. IJET 2017, 6 (4), 171-180. https://doi.org/10.14419/ijet.v6i4.8205.