Saravanakumar, U.; Suresh, P.; Vimal, S. Low-Power, Low-Latency Transceiver Design Using D-TGMS Flip-Flop for on-Chip Interconnects. IJET 2018, 7 (1), 106-109. https://doi.org/10.14419/ijet.v7i1.8730.