Sapna Kumari, C.; Prasad, K. V. Analysis of Power Reduction and Implementation on FPGA for AES-128bits Using BEDT Schemes. IJET 2017, 7 (1.5), 126-134. https://doi.org/10.14419/ijet.v7i1.5.9134.