A. Jyotsna, K.; Satish Kumar, P.; K. Madhavi, B.; Swaroopa, I. Implementation of 16 Bit SAR ADC in CMOS and Sub Threshold Cml Techniques. IJET 2018, 7 (2.12), 257-260. https://doi.org/10.14419/ijet.v7i2.12.11298.