K.R, G.; N.R, R.; K, S.; K, V. Performance Analysis of VLSI Floor Planning Based on Artificial Bee Colony Algorithm. IJET 2018, 7 (2.33), 755-758. https://doi.org/10.14419/ijet.v7i2.33.15490.