Kaleeswari, B.; Kaja Mohideen, S. Design, Implementation and Analysis of 8T SRAM Cell in Memory Array. IJET 2018, 7 (3.1), 101-105. https://doi.org/10.14419/ijet.v7i3.1.16808.