Sasipriya, P.; S Kanchana Bhaaskaran, V. Low Power Combinational and Sequential Logic Circuits Using Clocked Differential Cascode Adiabatic Logic (CDCAL). IJET 2018, 7 (3), 1548-1551. https://doi.org/10.14419/ijet.v7i3.14632.