Gupta, R.; Pandey, A.; K.Baghel, R. Efficient Design of Chaos Based 4 Bit True Random Number Generator on FPGA. IJET 2018, 7 (3), 1783-1785. https://doi.org/10.14419/ijet.v7i3.16586.