TOLENTINO, L. K.; PADILLA, M. V.; SERFA JUAN, R. FPGA-Based Redundancy Bits Reduction Algorithm Using the Enhanced Error Detection Correction Code. IJET 2018, 7 (3), 1008-1013. https://doi.org/10.14419/ijet.v7i3.12681.