Gorabal, A.; D K, N. FPGA Implementation of UART With Single Error Correction and Double Error Detection (UART-SEC-DED). IJET 2018, 7 (3.12), 23-27. https://doi.org/10.14419/ijet.v7i3.12.15856.