(1)
Alla, S.; S H, B. Designing and Implementation of Efficient (2i X J) Reversible RAM-Array Module. IJET 2018, 7 (3.12), 808-812. https://doi.org/10.14419/ijet.v7i3.12.16506.