T, S.; A. S. R Murty, D. Low Power Driver Receiver Topology With Delay Optimization for on-Chip Bus Interconnects. IJET 2018, 7 (3.29), 180-184. https://doi.org/10.14419/ijet.v7i3.29.18554.