Chand Naguboina, G.; Anusudha, K.; Sravya, T. Realization and Synthesis of 4 - Bit Universal Shift Register Using Logical Reversible Computation in Xilinx. IJET 2018, 7 (3.29), 769-774. https://doi.org/10.14419/ijet.v7i4.29.21656.