Maria Dominic Savio, M.; Bonasu, A.; Goswami, S.; N S Reshma, K. Low Power Clock Gated Delay Buffers. IJET 2018, 7 (3.34), 882-884. https://doi.org/10.14419/ijet.v7i3.34.19581.