Saravanakumar, U., Suresh, P., & Vimal, S. (2018). Low-power, low-latency transceiver design using d-TGMS flip-flop for on-chip interconnects. International Journal of Engineering & Technology, 7(1), 106-109. https://doi.org/10.14419/ijet.v7i1.8730