Noorbasha, F., Hari Kishore, K., Phani Sarad, P., Renuka, A., Meera Mohiddin, S., Jagadeesh Babu, K., V S. Phanindra, B., & Manasa, M. (2018). A VLSI implementation of train collision avoidance system using Verilog HDL. International Journal of Engineering & Technology, 7(2.8), 386-391. https://doi.org/10.14419/ijet.v7i2.8.10468