Chand Naguboina, G., Anusudha, K., & Sravya, T. (2018). Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx. International Journal of Engineering & Technology, 7(3.29), 769-774. https://doi.org/10.14419/ijet.v7i4.29.21656