Gupta, R., Pandey, A., & K.Baghel, R. (2018). Efficient design of chaos based 4 bit true random number generator on FPGA. International Journal of Engineering & Technology, 7(3), 1783-1785. https://doi.org/10.14419/ijet.v7i3.16586