T, S., & A. S. R Murty, D. (2018). Low power driver receiver topology with delay optimization for on-chip bus interconnects. International Journal of Engineering & Technology, 7(3.29), 180-184. https://doi.org/10.14419/ijet.v7i3.29.18554