S, R., K.M, H., R Kashyap, P., C V S, C., & C, S. (2018). BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics. International Journal of Engineering & Technology, 7(3.29), 741-743. https://doi.org/10.14419/ijet.v7i4.29.21650