SARAVANAKUMAR, U.; SURESH, P; VIMAL, S.P. Low-power, low-latency transceiver design using d-TGMS flip-flop for on-chip interconnects. International Journal of Engineering & Technology, [S. l.], v. 7, n. 1, p. 106–109, 2018. DOI: 10.14419/ijet.v7i1.8730. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/8730.. Acesso em: 22 nov. 2024.