ALLA, Srija; S H, Bharathi. Designing and Implementation of Efficient (2i x j) Reversible RAM-Array Module. International Journal of Engineering & Technology, [S. l.], v. 7, n. 3.12, p. 808–812, 2018. DOI: 10.14419/ijet.v7i3.12.16506. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/16506.. Acesso em: 5 dec. 2024.