Saravanakumar, U., P Suresh, and S.P Vimal. 2018. “Low-Power, Low-Latency Transceiver Design Using D-TGMS Flip-Flop for on-Chip Interconnects”. International Journal of Engineering & Technology 7 (1): 106-9. https://doi.org/10.14419/ijet.v7i1.8730.