CVS, Chaitanya, Sundaresan C, P R Venkateswaran, Keerthana Prasad, and V Siva Ramakrishna. 2018. “Design of High-Speed Multiplier Architecture Based on Vedic Mathematics”. International Journal of Engineering & Technology 7 (2.4): 105-8. https://doi.org/10.14419/ijet.v7i2.4.11228.