Chand Naguboina, Gopi, K. Anusudha, and T. Sravya. 2018. “Realization and Synthesis of 4 - Bit Universal Shift Register Using Logical Reversible Computation in Xilinx”. International Journal of Engineering & Technology 7 (3.29): 769-74. https://doi.org/10.14419/ijet.v7i4.29.21656.