Dutta, Umesh, M K. Soni, and Manisha Pattanaik. 2018. “Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications”. International Journal of Engineering & Technology 7 (4): 2263-70. https://doi.org/10.14419/ijet.v7i4.12352.