Sasipriya, P, and V S Kanchana Bhaaskaran. 2018. “Low Power Combinational and Sequential Logic Circuits Using Clocked Differential Cascode Adiabatic Logic (CDCAL)”. International Journal of Engineering & Technology 7 (3): 1548-51. https://doi.org/10.14419/ijet.v7i3.14632.