T, Sridhar, and Dr A. S. R Murty. 2018. “Low Power Driver Receiver Topology With Delay Optimization for on-Chip Bus Interconnects”. International Journal of Engineering & Technology 7 (3.29): 180-84. https://doi.org/10.14419/ijet.v7i3.29.18554.